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Abstract. This paper classifies all memristors into three 
classes called Ideal, Generic, or Extended memristors. 
A subclass of Generic memristors is related to Ideal mem-
ristors via a one-to-one mathematical transformation, and 
is hence called Ideal Generic memristors. The concept of 
non-volatile memories is defined and clarified with illus-
trations. Several fundamental new concepts, including 
Continuum-memory memristor, POP (acronym for 
Power-Off Plot), DC V-I Plot, and Quasi DC V-I Plot, are 
rigorously defined and clarified with colorful illustrations. 
Among many colorful pictures the shoelace DC V-I Plot 
stands out as both stunning and illustrative. Even more 
impressive is that this bizarre shoelace plot has an exact 
analytical representation via 2 explicit functions of the 
state variable, derived by a novel parametric approach 
invented by the author. 
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1. Some Nagging Questions about 
Memristors 
Ever since the publication of the hp’s seminal paper 
in Nature [1], reporting its fabrication of a 2-terminal de-
vice that bears the fingerprints of the memristor [2], there 
has been a torrent of memristor activities from both indus-
try and academia to exploit the unique properties of the 
memristor for building a new generation of smart com-
puters [3] and brain-like machines [4], [35]. Since the 
memristor is intrinsically a nonlinear electronic device, 
researchers and engineers unfamiliar with nonlinear 
dynamics are often confused, if not intimidated. Following 
are some questions researchers and engineers are afraid  
to ask: 
1. How do I know whether my experimental device is 
a memristor ? 
2. What are the fingerprints of a memristor? 
3. Does memristor possess a signature that distinguishes 
it from the 3 classic circuit elements (resistor, ca-
pacitor, inductor)? 
4. What is a non-volatile memory? 
5. Is every memristor a non-volatile memory? 
6. What unique attribute of the memristor is exploited to 
make a non-volatile memory? 
7. How does one write a binary bit “0”, or “1”, on 
a memristor? 
8. How does one read a binary bit “0”, or “1”, from 
a memristor? 
9. What does it mean to say the memristor can store 
analog data?  
10. Most 2-terminal solid state devices, such as the p-n 
junction diode, have a DC V-I curve. What does the 
DC V-I curve of a memristor look like? 
11. Can we store energy on a memristor? 
12. Why are synapses memristors? 
13. Why are the sodium and potassium ion channels in 
the classic Hodgkin-Huxley axon membrane model 
not time-varying resistors, but are in fact memristors? 
14. Why are brains made of memristors? 
2. Experimental Definition of 
Memristors 
Any 2-terminal device exhibiting a pinched hysteresis 
loop which always passes through the origin in the volt-
age-current plane when driven by any periodic input cur-
rent source, or voltage source, with zero DC component is 
called a memristor1. If the input is a current source, it is 
called a current-controlled memristor as shown in Fig. 1. If 
it is a voltage source, it is called a voltage-controlled 
memristor as shown in Fig. 2. 
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The above is an axiomatic, or black box, definition 
because the internal composition of the device is irrele-
vant. Indeed, not only can memristors be made from differ-
ent materials, they have even been found in amoeba, squids 
and plants, and numerous other living beings [5]. 
Once a device is identified from experimental 
measurements to be a memristor, it is natural to develop 
a mathematical model which can mimic approximately the 
measured pinched hysteresis loops. 
For pedagogical reasons, it is convenient to classify 
a memristor according to the complexity of its mathemati-
cal representation into the 4 classes listed in Tab. 1, in the 
order of decreasing complexity.  
The Venn diagram in Fig. 3 shows the memristor 
universe and the relationship among the 4 classes of mem-
ristors listed in Tab. 1. 
The simplest class of memristors defined in the lowest 
part of Tab. 1 is called an ideal memristor, which coincides 
with the original definition postulated in [2]. Indeed, we 
can recover its constitutive relation, within an arbitrary 
constant  (0),via 
 
0
(0) ( )ˆ( )
q
R dq q q      .  (1) 
Observe that differentiating both sides of (1) with 
respect to time t gives 
   d dR
dt t
q
d
q      (2) 
or 
  v iR q  (3) 
upon identifying d v
dt
    and dq
dt
i , respectively.  
Equation (1), which is equivalent to (2), is called the 
constitutive relation of a charge-controlled memristor in 
[2], [6], [7]. The dual constitutive relation of a flux-con-
trolled memristor 
  ˆq q   (4) 
is equivalent to the voltage-controlled memristor   
 ( )i vG   ,  (5) 
  
d v
dt
    (6) 
defined in the lower right corner of Tab. 1. The uninitiated 
readers are referred to several primers on the ideal mem-
ristor in [8], [9], [10].  
3. Ideal Memristors 
To avoid clutter, we will present this section only for 
the class of Voltage-Controlled Memristors. The dual case 
for Current-Controlled Memristors follows the same de-
velopments, mutatis mutandis. 
The ideal voltage-controlled memristor is defined by 
a single scalar function G(), called the memductance. 
Since the input in this case is a voltage source, the inde-
pendent variable is the flux , defined by 
  
0
( ) ( ) 0 ( )
t t
t dv d v         . (7) 
Once the voltage source function v = v(t), and the ini-
tial flux φ(0) are given, the flux waveform φ(t) is calculated 
via (7), which when substituted into the memductance G(φ) 
gives the time-varying conductance G(φ(t)), and the corre-
sponding current waveform i(t) via the state-dependent 
Ohm’s law i(t) = G(φ(t)) v(t). Plotting the loci of (v(t), i(t)) 
in the i vs. v plane with the time t as parameter, the result-
ing graph is in general multi-valued, and always passes 
through the origin, hence the name pinched hysteresis loop.  
As an example, consider an ideal flux-controlled memristor 
described by the odd-symmetric piecewise-linear (PWL) 
constitutive relation (shown in the left column of Fig. 4). 
For future reference, the equation of the identical PWL 
curve in Figs. 4(a) and 4(c) is given in (8). 
   0.01 0.04 0.25 0.04ˆ 0.25q q          . (8) 
Let us connect a voltage source v(t) = 1.2 sin t across 
this memristor, and choose 2 different initial states 
identified as point       on the q vs. φ  curve in Figs. 4(a), 
(c), respectively. The corresponding pinched hysteresis 
loop is shown in Figs. 4(b), (d), respectively2. 
Pinched Hysteresis Loops Depend on Initial States ! 
Two pinched hysteresis loops measured from an 
ideal memristor driven by the same periodic voltage 
source (resp., current source) but different initial states 
can look very different from each other. 
 
 
 
1  Our axiomatic definition requires a pinched hysteresis loop to be measured not only for one input signal, but for all possible periodic input signals 
with zero mean. In practice, only a finite number of measurements could be made. 
Our definition did not require the same pinched hysteresis loop to be measured whenever the same input signal is applied, because for non-volatile 
memristors, the pinched hysteresis loop depends not only on the input waveform i(t) or v(t), but also on the initial conditions of the relevant state variables, 
such as Fig. 42 of [5], where two different pinched hysteresis loops are measured for the same input current source i(t) = 10 sin (ωt), but different initial 
states x(0) = –6.3 and x(0) = 6.3, respectively. 
2 Readers puzzled by the dramatic difference between the 2 pinched hysteresis loops in Fig. 4(b) and 4(d) calculated from the same  memristor 
constitutive relation ( )ˆq q  , and the same input v(t) = 1.2 sin t are referred to the exact calculations and graphical illustrations in Fig. 28 and Fig. 27 
of [5], respectively. 
1
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Experimental Definition  of 
Current-Controlled Memristor
Pinched hysteresis loop
+
_
v
i i
i(t)
+
v
_
A 2-terminal device  is  a
Current-Controlled MEMRISTOR 
if, and only if, 
for all periodic input current i(t) which gives a
periodic voltage response v(t) of the same frequency,
the loci (i(t), v(t)) plotted in the v vs. i plane always
passes through the origin whenever i(t)=0 :
00i( t )   )  v( t  for all t
Current source i(t) is any 
periodic function of time 
with zero mean.
v
i0
 
 
Fig. 1.  A pinched hysteresis loop in the voltage vs. current plane defines a current-controlled memristor. The (i(t), v(t)) loci may intersect 
itself, or with the horizontal i -axis, but not with the vertical v-axis. 
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Experimental Definition  of 
Voltage-Controlled Memristor
A 2-terminal device  is  a
Voltage-Controlled MEMRISTOR
if, and only if, 
for all periodic input voltages v(t) which gives a
periodic current response i(t) of the same frequency,
the loci (v(t), i(t)) plotted in the i vs. v plane always
passes through the origin whenever v(t)=0 :
00  v  ( t ))   i( t  for all t
Pinched hysteresis loop
Voltage source v(t) is any 
periodic function of time 
with zero mean.
v
i
0
 
 
Fig. 2.  A pinched hysteresis loop in the current vs. voltage plane defines a voltage-controlled memristor. The (v(t), i(t)) loci may intersect 
itself, or with the horizontal v-axis, but not with the vertical i-axis. 
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Genealogy of Memristors
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^
 
Tab. 1.  Four classes of memristors. 
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EXTENDED MEMRISTOR
IDEAL MEMRISTOR
GENERIC MEMRISTOR
IDEAL GENERIC MEMRISTOR
The Memristor Universe
 
Fig. 3.  Venn diagram showing the relationship among the 4 classes of memristors.  
 
The alert reader would have noticed that the pinched 
hysteresis loops in Fig. 4 are both odd symmetric. They 
may even argue that this symmetry property follows from 
the fact that both the constitutive relation ( )ˆq q 
 
and the 
input v = 1.2 sin t are symmetric with respect to the origin. 
The above reasoning, however, is not correct. In fact, 
even if we modify the q vs. φ curve in Fig. 4(a) to make it 
not symmetric, as shown in Fig. 5(a) where the slope of the 
leftmost segment is reduced to differ from that of Fig. 4(a), 
and hence described by the following PWL equation3 
0.00375 0.025 0.04 0.25 0.025 0.25
q
  

       (9) 
we would still obtain an odd-symmetric pinched hysteresis 
loops, as shown in Fig. 5(b).  
The correct source of the symmetry comes from the 
observation that one traverses from point      (initial state) 
to point     during the first half cycle 0 ≤ t ≤ π of the  
periodic input signal, and retraces the same path from 
point        to the initial point         at the end of the negative 
half cycle. In fact the following symmetry theorem has 
been proved in [11]; 
Pinched hysteresis loop symmetry theorem: 
The pinched hysteresis loop derived from any ideal 
memristor driven by a half-wave odd-symmetric input 
voltage source, or current source, is odd-symmetric, and 
crosses each other with distinct slopes at the origin pro-
vided that the loci is double-valued in a small neighbor-
hood of the origin. 
4. Ideal Generic Memristor  
A memristor is called an Ideal Generic Memristor if 
it’s State-Dependent Ohm’s Law and State Equation as-
sumes the form shown in the third row of Tab. 1. Given 
any ideal memristor, we can create an infinite number of 
 
3 Observe the two PWL equations (8) and (9) give rise to two different PWL curves in Fig. 4(a) and Fig. 5(a), respectively. Unlike Fig. 4(a), the 
PWL curve in Fig. 5(a) is not odd symmetric due to the presence of a constant term in (9). 
1
6
6
1
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ideal generic memristor siblings by choosing any piece-
wise differentiable 1:1 function, via the simple steps pre-
sented in Tab. 2 for creating a voltage-controlled sibling.  
Let us illustrate the memristor sibling algorithm in 
Tab. 2 with an example.  
Example 4.1  
Let us choose the ideal voltage-controlled memristor 
from Fig. 5(a) whose PWL q vs. φ curve is reproduced in 
Fig. 6, along with its flux-dependent memductance G(φ) 
whose analytical equation is expressed via the signum 
function defined in Appendix (Fig. B).  
To apply step 1 from Tab. 2, we must choose a piece-
wise-differentiable 1:1 function ˆ ( )x x  , and derive its 
inverse function 1ˆ ( )x x  . For simplicity, let us choose 
the 2-segment piecewise-linear (PWL) function4 ˆ( )x x  , 
and its inverse PWL function 1ˆ ( )x x   shown in Fig. 7.  
To apply step 2 from Tab. 2, we must first derive the 
analytical equation of ˆ( ) ( )qG d d   , which is a func-
tion of φ as shown in Fig. 6. Next, we must substitute the 
inverse function 1ˆ ( )x x   from Fig. 7 for φ in the above 
expression to obtain the state-dependent function G(x), as 
shown in Fig. 8.  
To apply step 3 from Tab. 2, we must first derive 
ˆ( )dx d 
 
from Fig. 7, which is a function of φ. We must 
next substitute the inverse function 1ˆ ( )x x   from Fig. 7 
for φ in the above expression to obtain the morphing 
function ˆ( )g x , as shown in Fig. 9. 
To apply the final step 4 from Tab. 2, we simply plot 
the functions G(x) and ˆ ( )g x  derived in Fig. 8, and Fig. 9, 
respectively, as shown on the right side of Fig. 10.  
4.1 Graphical Composition Method for Gen-
erating G(x) and gˆ (x) from a Voltage-
Controlled Ideal Memristor  
In the case where the piece-wise differentiable 1:1 
function ˆ ( )x x   from step 1 of Tab. 2 is chosen to be 
a non-piecewise-linear function, then its inverse function 
1ˆ ( )x x   will usually not have an explicit equation, and 
will have to be calculated numerically, or plotted graphi-
cally. In such situations, the two functions G(x) and ˆ ( )g x  
defining the ideal memristor sibling can be found either 
numerically by writing a special program specifying the 
inverse function, or by the graphical composition method 
which we illustrate next, using the same example presented 
in Fig. 6.  
The graphical composition method [24] for deriving 
G(x) is illustrated in Fig. 11. Each point P on the (ˆ )dq d    
curve (upper-left corner) is projected vertically downward, 
and horizontally to the right. The point where the vertical 
projection intersects the unit-slope line is then projected 
horizontally to the right until it intersects the 1ˆ ( )x x   
curve (lower-right corner), where upon it is projected ver-
tically upward, until it intersects the horizontal projection 
line emanating from point P on the upper-left function 
(ˆ )dq d  . This intersection gives one point on G(x). Re-
peating this graphical composition procedure with a suffi-
cient number of points from (ˆ )dq d  , and drawing 
a smooth curve through these points, one would obtain the 
desired function G(x). 
The graphical composition method for deriving 
ˆ ( )g x is illustrated by a similar procedure in Fig. 12. 
4.2 Graphical Composition Method for Gen-
erating R(x) and f̂(x) from a Current-
Controlled Ideal Memristor 
So far we have chosen a flux-controlled ideal mem-
ristor described by a PWL function ( )ˆq q  . Let us now 
consider an example of a charged-controlled Ideal Mem-
ristor described by a smooth function ( )ˆ q   as shown 
in Tab. 3. Here we have chosen a very special 1:1 function 
3ˆ( )qx x q   that has an analytical inverse function 1 1/3ˆ ( )x xq x  , in order that we can verify our graphical 
composition procedure gives the same results.  
The graphical composition procedure for deriving the 
memristance R(x) is shown in Fig. 13. 
The graphical composition method for deriving f̂ (x) is 
illustrated by a similar procedure in Fig. 14.  
We end Sec. 4.2 by emphasizing that the graphical 
composition method for creating Ideal Generic Memristor 
Siblings is a general method applicable to any situation 
where one has to plot a function of another function in 
graphical form. One could of course write a computer 
program to implement the graphical composition proce-
dure. But a quick sketch on paper is often more illuminat-
ing because it identifies how and where each point on the 
sibling memristor characteristic functions is related to 
a corresponding point on its ideal memristor parent. 
4.3 Ideal Memristors and its Siblings Give 
Identical Pinched Hysteresis Loops  
Let us examine the ( )ˆq q   constitutive relation of 
the Ideal memristor with the memductance G(x) and the 
morphing function ˆ ( )g x  of its memristor sibling derived 
earlier  in Fig. 10.  Superficially,  they  look  very  different 
  
4 Although one can choose any piecewise-differentiable function ˆ( )x x  , it is rare that its inverse function 1ˆ ( )x x   has an analytical equa-
tion. We opted for a PWL function because not only it has an explicit equation, as shown in Appendix A, its inverse function is also a PWL function, and 
hence will also have an explicit equation.  
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(b)(a)
(0) 0.25  
(d)(c)
(0) 0.3  
 
 
Fig. 4.  Two pinched hysteresis loops resulting from the identical constitutive relation on the left, and the same input voltage v(t) = 1.2 sin t, 
but different initial states: (a) φ(0) = -0.25; (b) Pinched hysteresis loop for φ(0) = -0.25; (c) φ(0) = -0.3, (d); Pinched hysteresis loop for 
φ(0) = -0.3.  
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-1.2
(b)(a)
(0) 0.4  
6
 
Fig. 5.  A not-symmetric constitution relation ( )ˆq q   also gives rise to an odd-symmetric pinched hysteresis loop. 
Creating voltage-controlled memristor sibling
Step 2: Define
1( )
( )( )
x x
dG
d
qx


 

^
^
Given constitutive relation: ( )q q  ^
Step 1: Choose any piecewise-differentiable 1:1 function             
and denote its inverse  function by 1( )x x  ^
( )x x  ^
1( )
( )( )
x x
dg
d
xx


 
^
^
^
Step 3: Define
Step 4: Define the memristor sibling as follows 
( )i vG x
( )d g v
dt
x x ^
 
Tab. 2.  Four steps to create an Ideal Memristor Sibling. 
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Constitutive Relation of An Ideal Memristor
Flux-Controlled Representation
0 0.25
-0.25
1 2
-1
-0.03
0.05
0.1
( )q q  ^

0.0225
-0.0025m0 = 0.01
m1 = 0.09
m2 = 0.04 
0.00375 0.025
0.04 0.25 0.025 0.25
q q 

 

  
   
^
Voltage-Controlled Representation
( )i vG 
( )( ) qdG
d
 
where
is  called  the
Memductance , in Siemens
Webers
0.25-0.25 1 2
-1
0.01
,0
0.04
, Sie s( n) meG 
0.09
0.025 0.04 ( 0.25)
( )
0.025 ( 0.25)
sgn
s
G
gn 
 
      
^
i(t)
+
-
v(t)
i(t)
+
-
v(t)
 
Fig. 6.  Constitutive relation and memductance of an ideal voltage-controlled memristor.  
A  1:1 Piecewise-Differentiable
Function and Its Inverse Function
1 2.125 1.87) 5(x x x x   ^
Piecewise-Differentiable 1:1 
Inverse Function 
-2 -1.6 -1
1
2
1
0.5
-0.4
-1
1( )x x 
x
0
1
4
m 
1 4m 
^
(0) 1.6x  
1( )x x^
0
2.125 1.875( )x x     ^
Piecewise-Differentiable 1:1 
Function
0
1
1
4
m 
0 4m 

( )x x  ^
21
-0.4
-1.6
0.5
( )x ^
0.25
(0) 0.4  
 
Fig. 7.  The graph and equation of the PWL function ˆ ( )x x   on the left, and its inverse PWL function 1ˆ ( )x x  on the right. 
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How to Calculate G(x)
Constitutive Relation of Ideal Memristor( )q q  ^
( )
0.00375 0.025
0.04 0.25 0.025 0.25
q q 

 
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  
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0 0.25
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1 2
-1
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0.1
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
(0) 0.4  
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2
1
0.5
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-1

x
(0) 1.6x   0
1
4
m 
1 4m 
0
1 2.125 1.87) 5(x x x x   ^
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( )( )
x x
dG
d
qx


 
 ^
^
Inverse 1:1 Function 
0.025 0.04 (2.125 1.875 0.25)
0.025 (2.125 1.875 0.25)
x x
x x
sgn
sgn
          
0 0.01m 
1 0.09m 
2 0.04m 
 
Fig. 8.  Derivation of G(x) via algebra. 
How to Calculate g(x)^
0
1
1
4
m 
0 4m 

( )x x  ^
21
-0.4
-1.6
0.5
( ) 2.125 1.875x x     ^
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2.125 1.875 ( )
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x

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
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1( )x x  ^
1( )x x  ^
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1
2
1
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-1
1( )x x 
x
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1
4
m 
1 4m 
^
0
1 2.125 1.87) 5(x x x x   ^
(0) 0.4  
 
Fig. 9.  Derivation of ˆ ( )g x via algebra.   
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constitutive relation: ( )q q  ^
Ideal Generic 
Memristor Sibling
( )q q  ^
where 
( ) 0.00375 0.025
0.04 0.25 0.025 0.25
q  
 
  
   
^
( )g x^
-1-2 x1
4
1/4
( )G x
-1-2 x1
0.09
0.01
0.04
Ideal Memristor
i+
-
v
i+
-
v
State-dependent Ohm’s law:
( )i vG x
State Equation: ( )x vg x ^
0 0.25
-0.25
1 2
-1
-0.03
0.05
0.1
( )q q ^

(0) 0.4  
0 0.01m 
1 0.09m 
2 0.04m 
 
Fig. 10.  The constitutive relation of a flux-controlled ideal memristor (left) and the state-dependent Ohm’s law and state equation of its 
associated memristor sibling (right). 
 
from each other. Indeed, if we apply the same voltage 
signal v = 1.2 sin t with initial flux φ(0) = –0.4 for the ideal 
memristor on the left, and5 
 ˆ(0) 2.125 1.8(0) (0) (0)75
2.125( 0.4 0) 1.875
1.
.4
6
x x      
 
         
(10) 
for the memristor sibling on the right side of Fig. 10, the 
waveform of φ(t) (left column, row 2) and x(t) (right col-
umn, row 2) as shown in Fig. 15 are very different indeed. 
Yet their respective memductance G(t), current i(t), and 
pinched hysteresis loop in Fig. 15 are identical. 
We will summarize the above result as follows: 
Identical Pinched Hysteresis Loop Theorem 
Each ideal memristor, and its infinitely many Ideal 
Generic Memristor Siblings, exhibit identical pinched 
hysteresis loops in the voltage-current plane, when driven 
by the same input signal, with corresponding initial 
states. 
4.4 Recovering Ideal Memristor from Its 
Siblings 
Since any Ideal Generic Memristor Sibling gives the 
same pinched hysteresis loop as its associated Ideal Mem-
ristor, it makes sense to use the Ideal Memristor, which is 
characterized by only one scalar function (its constitutive 
relation), compared to two functions required for its mem-
ristor siblings, to perform all calculations and analysis. 
Tab. 4 (left column) shows the simple procedure to recover 
the memristance ˆ( )R q of the ideal current-controlled Mem-
ristor associated with any of its ideal generic memristor 
siblings6.As an illustrative example, let us choose the mem-
ristor sibling given in the bottom-right corner of Tab. 3. 
The corresponding memristance ˆ( )R q  is shown in the bot-
tom-right corner of Tab. 4. 
5. Generic Memristor 
A memristor is called a Generic Memristor if its 
State-Dependent Ohm’s Law and State Equation assumes 
the form shown in the second row of Tab. 1. Note the Ideal 
 
5Recall the 1:1 function we used to derive the memristor sibling in Fig. 10 is defined by ˆ ( ) 2.125 1.875x x      .
 
6The same algorithm applies for voltage-controlled memristors. 
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Example: Ideal Generic Memristor Sibling
Step 1: Choose
1 3 ˆ( )
3
q q q   
Step 2: Choose
3 ˆ( )q qx x 
and its inverse
ˆ1/3 1( )q x x x 
Step 3: Apply                               in  (1)
(1)
(2)
(3)
1
( )( )
(
ˆ
ˆ )
dR
d xq
x q
xq



  1/31/3( ) 2 2/3( ) 1ˆ 1dR q qqx xxqxd q     (4)
Step 4: Apply                               in (2)1
( )ˆ )
( )
ˆ
ˆ
( q
q
xx
x xq
df
d 

1/31/3
( ) 2 2/3ˆ ( 3 3
ˆ
) q q
q q x
xx
q x
xdf
d
  
(5)
( )
ˆ ( )
R
d f
d
v i
ix
t
x
x


 2/31
2/33
x
x x
v
t
id
d
i 

(6)
 
Tab. 3.  Algorithm for creating an Ideal Generic Memristor Sibling from a current-controlled Ideal Memristor. 
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Given:
State-Dependent Ohm’s Law:  v=R(x) i
State Equation:
( ) ;fxd
t
x
d
i where f(x) ≥ 0
Recovering Ideal Memristor
from its Sibling ?
Step: 2 
Calculate inverse function:
1( )x h qStep: 3 
Substitute            for x in R(x):1( )h q
1( )
( ) ( )
qx h
qR x R 
^
Step: 4 
Ideal Memristor is describe by
( )v iR q ^
dq
dt
i
Example
Given:
State-Dependent Ohm’s Law:
2 / 3(1 )xv i 
R(x)State Equation:  2 / 33 id xdtx 
f(x)
Step: 1 
1/ 3
2 / 3
1 ( )
3
q hx xdx
x
     
Step: 2 
1 3( ) qhx q 
Step: 3 
3 3
2 / 3 2(1 ) 1 )( ()
qx q x
R qx x qR     
^
Step: 4 Ideal Memristor
 21v q i 
dq
dt
i
Step: 1 
Calculate  
1 ( )
( )x
dx x
f
q h      
 
Tab. 4.  Four-step Procedure to recover the constitutive relation of an Ideal Memristor from any one of its infinitely many Ideal Generic 
Memristor Siblings [12].  
 
Generic Memristor defined in the preceding section 4 dif-
fers from a Generic Memristor only in the form of their 
state equations, where the current i (resp., voltage v) in 
an Ideal Generic Memristor appears outside of the 
nonlinear function f̂ (x) (resp., ˆ ( )g x ). 
Following are some example of real electronic 
devices whose mathematical models are non-ideal Generic 
Memristors. 
Example 5.1  Negative-temperature coefficient (NTC) 
thermistor [6] 
A voltage controlled NTC thermistor can be modeled 
as follow:      
State-Dependent Ohm’s Law:    i = W(x) v  (11a) 
State Equation :      20
( )( )N N
CN CN
dx W xT x v
dt H H
    (11b) 
The memductance W(x) is defined by: 
 0
1
1 1
( )
N
Nx T
ONW x R e
    
     
 (11c)
 
where 0, , , ,N N CN ON NH R T   are constants, and the state 
variable x denotes the NTC thermistor body temperature. 
Example 5.2   Positive-temperature coefficient (PTC) 
thermistor [6], [21] 
A voltage controlled PTC thermistor can be modeled 
as follow:    
State-Dependent Ohm’s Law:       i = W(x) v  (12a) 
State Equation :    20
( )( )P P
CP CP
dx W xT x v
dt H H
    (12b) 
The memductance W(x) is defined by: 
 
 0 1( ) P Px TOPW x R e
       (12c) 
where 0, , , ,P P CP OP PH R T   are constants, and the state 
variable x denotes the PTC thermistor body temperature. 
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Fig. 11.  The memductance G(x) is derived graphically in the yellow part of the figure. The function (ˆ )dq d   (upper-left corner) and 
1ˆ ( )x x  (lower-right corner) are given functions of φ and x, respectively. The memductance function G(x) obtained by graphical 
projections of corresponding points on these 2 curves is shown in the upper-right corner.  
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Fig. 12.  The memristor morphing function ˆ ( )g x  is derived in the cyan part of the figure. The functions ˆ ( )dx d   (upper-left corner) and 1ˆ ( )x x  (lower-right corner) are given functions of φ and x, respectively. The memristor morphing function ˆ ( )g x  obtained by 
graphical composition [24] of corresponding points on these 2 curves is shown in the upper-right corner.  
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Fig. 13.  The memristance R(x) is derived graphically in the yellow part of the figure. The functions (ˆ )d qq d  (upper-left corner) and 
1ˆ ( )x xq   (lower-right corner) are given functions of q and x, respectively. The memristance function R(x) obtained by graphical 
projections of corresponding points on these 2 curves is shown in the upper-right corner.  
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Fig. 14.  The memristor morphing function ˆ ( )f x  is derived in the yellow part of the figure. The functions ˆ ( )dx q dq (upper-left corner) and 
1ˆ ( )x xq   (lower-right corner) are given functions of q and x, respectively. The memristor morphing function f̂ (x) obtained by 
graphical composition of corresponding points on these 2 curves is shown in the upper-right curve. 
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Fig. 15.  The current i(t) of an ideal memristor and any one of its siblings are identical when driven with the same input voltage, with 
corresponding initial states. Observe, however, that the flux φ(t) of an ideal memristor is different from the state x(t) of its corresponding memristor sibling. 
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Example 5.3 Hodgkin-Huxley Potassium Ion Channel 
[14] 
State-Dependent Ohm’s Law:      i = W(x) v  (13a) 
State Equation :            ( , )n
dx f x v
dt
    (13b) 
The memductance W(x) is defined by: 
 4( ) kW x g x ,  (13c)
  
 
 
 
 
0.01 10
( , ) (1 )
10
exp 1
10
0.125 exp
80
k
n
k
k
v E
f x v x
v E
v E
x
               
         

 (13d)
 
where ,k kg E  are constants. 
Example 5.4  Hodgkin-Huxley Sodium Ion Channel  
[14] 
State-Dependent Ohm’s Law:      i = G(x1, x2) v (14a) 
State Equations :  1 1( , )m
dx f x v
dt
 ,   (14b) 
 2 2( , )h
dx f x v
dt
  (14c) 
The memductance G(x1, x2) is defined by: 
 31 2 1 2( , ) NaG x x g x x , (14d) 
 
 
 
 
1 1
1
0.1 25
( , ) (1 )
25
exp 1
10
4 exp
18
Na
m
Na
Na
v E
f x v x
v E
v E
x
               
         

 (14e) 
 
 
 
2 2
2
( , ) 0.07 exp (1 )
20
1
30
exp 1
10
Na
h
Na
v E
f x v x
x
v E
         
            

  (14f) 
where ,Na Nag E are constants. 
Example 5.5   A Second-Order Memristor  [15]  
State-Dependent Ohm’s Law:  i = G(x1, x2) v  (15a) 
State Equations :   1 1 1 2( , , )
dx f x x v
dt
  (15b) 
 2 2 1 2( , , )
dx f x x v
dt
  (15c) 
The memductance G(x1, x2) is defined by: 
 
   21 1 1 2 2
1 2 1 1
1 2
1( , )
x x
G x x
K e K e
      
          
 , (15d) 
 
 
 
  
1 1 1
2
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1 1 1
γ
21
21 1 2 1 1
1 γ γ
1 2
γ
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x
x x
x
K e vf x x v
K e K e





     
                
 ,
 
(15e) 
 
 
  
2
2 2
2
1 1 1 2 2
2 2 2
1 1
γ
22
2 1 2 2
1 12
γ γ
1 2
γ
1( , , )
x
x x
x
K ef x x v v
K e K e




    
     
                  
   (15f) 
where 1 2 1 2 1 2 1 2 1 2, , , , , ,γ ,γ , andK K       are constants. 
Example 5.6   Hypothetical PWL Memristor [5] 
State-Dependent Ohm’s Law:    i = G(x) v   (16a) 
State Equation :  ( )dx f x v
dt
   (16b) 
The memductance G(x) is defined by: 
 
2
0( )G x G x    (16c) 
where G0 is a constant. 
The non-linear function defined by  
 ( ) 30 20 40f x x x x       (16d) 
is a 3-segment PWL function with breakpoints at x = 20 
and x = 40, respectively, as shown in Fig. 16. 
6. Extended Memristor 
A memristor is called an Extended Memristor if its 
memristance R(x, i), or memductance G(x, v), is a function  
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of not only the state variables x = (x1, x2,……., xn), but also 
of the input current source i, or input voltage source v. In 
addition, the memristance R(x, 0), or memductance G(x, 0) 
must be a finite number when i = 0, or v = 0, respectively, 
as specified in the upper row of Tab. 1 [36].  
In particular, a current-controlled device with  
R(x, 0) = ∞, or a voltage-controlled device with G(x,0)= ∞, 
is not a memristor. Indeed, consider a voltage-controlled 
device described by  
State-Dependent Ohm’s Law:   i = G(x, v) v  (17a) 
State Equation :                       ( , )dx g x v
dt
   (17b) 
where the memductance G(x, v) is defined by:  
 
( , ) xG x v
v

  
  (17c)
 
and  ( , )g x v v  .  (17d) 
Substituting (17c) into (17a), we obtain 
  
xi v x
v
     .  (18) 
Integrating (17b) with x(0) = 0, we obtain  
 0( ) ( ) ( ) , 0
t
x t v d t t       .  (19) 
Substituting (19) for x in (18), we obtain  
 ( ) ( )t i t    (20) 
which is the defining equation of a 1-Henry inductor!  
In other words, (17) defines an inductor, and not 
a memristor. The above mistaken identity is caused by the 
presence of an infinite memductance resulting from sub-
stituting v = 0 in (17c) :  
 0 0
lim ( , ) lim
v v
xG x v
v 
   .  (21) 
Indeed, if we apply a sinusoidal voltage source 
 sinv A t   (22) 
across the device defined by (17), with initial state  
x(0) = –A, we would obtain 
     
0
0 sin cos
t
x t x A d A t     .  (23) 
It follows from (18) that  
   cosi t A t  .  (24) 
Observe from (22) and (24) that the loci of (22) and (24) in 
the i vs. v plane is a circle of radius A, namely,  
 
2 2 2( ) ( )v t i t A   (25) 
as depicted in Fig. 17. 
x
m0 = -1
m2 = -1
f(x)
x
30
20
10
-10
-20
-30
-20 -10 10 20 30 40 50 60 70 80
m1 = 1
 
Fig. 16.  The nonlinearity in the state equation (16b) is a 3-segment piecewise-linear (PWL) function with breakpoints at x = 20 and x = 40, and 
slopes m0 = -1, m1 = 1, and m2 = -1. 
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0-A A v
i


( , )
( , )
v
g v
xG
x
x
x
i v
v
d v
dt
    

22 2v Ai 
i
v
+
_
+_ G(x, v)v
i
v
+
_
+_ 1Hv
(a) (b)
t = 0
 
Fig. 17.  Although the device shown in (a) is described by the same equations defining a voltage-controlled memristor in Tab. 1, the loci in the 
i-v plane when driven by a sinusoidal voltage source v = A sin t (with initial state x(0) = –A) is not a pinched hysteresis loop, but a cir-
cle with radius A, described by  v = A sin t,  i = –A cos t as expected if the device defined in (a) is correctly identified as a 1H inductor.  
 
It follows from the above example that if the hystere-
sis loop in the v-i plane of a 2-terminal device is not 
pinched, then it is NOT a memristor. 
Following are two examples of an Extended Memris-
tor where the denominator has the same form as (17), but 
G(x, 0) ≠ ∞. 
Example 6.1 
State-Dependent Ohm’s Law:  3
( , )
sin
G x v
vi x v
v
    
  (26a) 
State Equation :
 
                      2 3( 1)dx x v
dt
   (26b)
 
Observe that an application of the L’Hospital Rule [16] 
implies    3 3
0 0
sinlim , lim
v v
vG x v x x
v 
      
. 
Example 6.2 
State-Dependent Ohm’s Law:  
  3 2
( , )
2 5
1v
G x v
vi x x x v
e
       
  (27a) 
State Equation :  3 5sinxdx e v x v
dt
    (27b) 
Observe that an application of the L’Hospital Rule 
[16] implies 
 
 3 2
0 0
3 2
lim ( , ) lim 2 5
1
2 5
vv v
vG x v x x x
e
x x x
 
       
     
 (28)
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7. Pinched Hysteresis Loop 
Fingerprints 
It follows from the mathematical formulas defining 
the following state-dependent Ohm’s Law  
Current-Controlled 
State-Dependent 
Ohm’s Law
(Ideal Memristor and its Siblings)( )v iR q
(Generic Memristor)( )v R i x
(Extended Memristor)( , )
( ,0)
i i
R
v R
 
x
x
 (29a) 
Voltage-Controlled 
State-Dependent 
Ohm’s Law
(Ideal Memristor and its Siblings)( )i G v 
(Generic Memristor)( )i G v x
(Extended Memristor)( , )
( ,0)
v v
G
i G
 
x
x  
(29b) 
from Tab. 1 that all Current-Controlled (resp., Voltage-
Controlled) memristors must exhibit a pinched hysteresis 
loop, as depicted in Fig. 1 (resp., Fig. 2) when driven by 
any periodic current source i(t) (resp., voltage source v(t)) 
with zero mean, assuming the voltage-response v(t) (resp., 
current response i(t)) is periodic of the same frequency.  
Because any model, by definition, is an abstraction of 
a real physical device [17], [33] no model can predict 
exactly the response of a real physical device imbedded in 
a circuit and driven by arbitrary voltage and current 
sources. Not even the time-honored resistor obeys Ohm’s 
Law exactly because all resistors exhibit some tiny but non-
zero parasitic effects, such as, capacitance, inductance, and 
whose resistance changes with temperature and frequen-
cies. Likewise, no real memristor device is described 
exactly by (29a) or (29b). For example, in many biological 
(see Fig. 11, page no. 10 of [5]) [18], chemical [19], [34] 
and plant [20] memristors, the pinched point of the hystere-
sis loop is found to be offset slightly from the origin. If this 
departure from non-ideality can be modeled by introducing 
external parasitic circuit elements, voltage sources, and 
current sources, as illustrated in [21], then such a domi-
nantly memristive device will be called an imperfect 
memristor [5].  
Numerous examples of pinched hysteresis loops of 
memristors can be found in [3], [13], [22]. Not only do 
pinched hysteresis loops provide the characteristic finger-
prints of all memristors, they all behave in a similar fashion 
as a function of the frequency of the periodic excitations 
[21]. In particular, it can be proved that beyond some criti-
cal frequency f *, the area of each lobe of the pinched hys-
teresis loop of all memristors is a strictly monotone-de-
creasing function of the frequency f. Moreover, at suffi-
ciently high frequencies, the pinched hysteresis loops must 
tend to straight lines (whose slope depends on the ampli-
tude of the exciting periodic waveform) for all Generic 
Memristors, or to a single-valued function (whose precise 
curve varies with the amplitude of the periodic input 
signals) in the v vs. i plane for all Extended Memristors 
[21], [5], [36].  
8. Coincident Zero-Crossing 
Signatures  
While the pinched hysteresis loop fingerprints pre-
sented in the preceding section 7 provide necessary and 
sufficient conditions for identifying experimentally 
whether a device is a memristor, or not, the present section 
presents the most general experimental memristor identifi-
cation scheme, dubbed the Coincident Zero-Crossing Sig-
natures, thereby contributing to the circuit-theoretic foun-
dation of memristors. 
Indeed, the experimental testing scheme from Sec. 7 
assumes that both the current  waveforms i(t), and the volt-
age waveforms v(t), are periodic functions of the same 
frequency, and is therefore a special case of the present 
section, where any measured pairs of waveform (i(t), v(t)), 
be they periodic or not, must be included in the test. This is 
important from a circuit-theoretic perspective because one 
should be able to identify a memristor from the current-
voltage waveform pairs (i(t), v(t)) measured from a mem-
ristor in vivo, i.e., with the memristor already connected in 
an arbitrary circuit, which may contain any type of circuit 
elements such as linear, and nonlinear resistors, capacitors, 
inductors, controlled sources, transistors, op-amps, other 
memristors, etc., powered by current sources and voltage 
sources [24], as depicted in Fig. 18(a). The Coincident 
Zero-Crossing Signature to be presented below also in-
cludes measured transient waveform pairs, such as the 
sweat duct measurement given in Fig. 10(d) of [25]. 
Fig. 18(a) depicts a circuit made of an arbitrary inter-
connection of circuit elements, including one or more 
memristors, current sources, and voltage sources. To en-
hance clarity let us pick, arbitrarily, one of the memristors 
and focus on the schematic showing only this memristor 
(on the right) connected to a cyan box representing the 
other part of the circuit (on the left) whose internal circuit 
diagram is irrelevant in the following discussion. In the 
special case where the cyan box contains only a current 
source i(t) (resp., voltage source v(t)), Fig. 18(a) reduces to 
the current-controlled memristor setup in Fig. 1(resp., volt-
age-controlled memristor setup in Fig. 2).  
Now let (i(t), v(t)) (resp.,(v(t), i(t))) denote a corre-
sponding pair of waveforms measured experimentally from 
the memristor in Fig. 18(a), for some prescribed initial 
conditions at all dynamic circuit elements inside the cyan 
box - henceforth referred to as an admissible signal pair of 
the memristor. We assume that for each cyan box, and each 
set of internal initial conditions, there is a unique admissi-
ble signal pair that is measured. Consider next the Ge-
danken experiment where we change the cyan box to all 
possible circuits, while keeping the memristor in Fig. 18(a) 
unchanged. To each such experiment, we measured a cor-
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responding admissible signal pairs (i(t), v(t)) (resp., (v(t), 
i(t)), for some prescribed internal initial states. We are now 
ready to state the following universal signatures exhibited 
by all memristors defined in Tab. 1.  
Coincident Zero-Crossing Memristor Signatures:  
The waveform of the voltage v(t) (resp., current i(t)) 
associated with the current i(t) (resp., voltage v(t)) of any 
admissible signal pair (i(t), v(t)) (resp.,(v(t), i(t)) meas-
ured from the memristor setup in Fig. 18(a) must cross 
the time axis whenever i(t) = 0 (resp., v(t) = 0) . 
The above memristor signatures follow directly from 
the prescribed form of the equation defining a current-
controlled (resp., voltage-controlled) memristor in Tab. 1. 
To clarify the application of the above universal 
memristor signatures, the waveforms of a hypothetical pair 
of admissible signal pair (i(t), v(t)) (resp., (v(t), i(t)) of 
a current-controlled (resp., voltage-controlled) memristor 
are shown in Fig. 18(b) (resp., Fig. 18(c)). 
Observe from Fig. 18(b) (resp., Fig. 18(c)) that the 
Coincident Zero-Crossing Signature asserts only that the 
waveform of the voltage v(t) (resp., current i(t)) of a cur-
rent-controlled (resp., voltage-controlled) memristor must 
cross the time axis at the same instants of time whenever 
the waveform of the current i(t) (resp., voltage v(t)) crosses 
the time axis. 
It is important to understand that the statement of the 
Coincident Zero-Crossing Signatures does not forbid the 
waveform of the voltage v(t) (resp., current i(t)) from also 
crossing the time axis at other instants of time where the 
current i(t) (resp., voltage v(t)) is not zero, as illustrated in 
Fig. 18(b) (resp., Fig. 18(c)). Such situations can in fact 
occur if the memristor is active7, compared to passive 
memristors where the memristance R(x, i) ≥ 0 (resp., mem-
ductance G(x, v) ≥ 0).  
Example 8.1: Active Memristor 
The circuit shown in Fig. 19(a) consists of a current-
controlled memristor in series with a passive linear 
capacitor C and inductor L. The memristor is described by: 
State-Dependent Ohm’s Law :  ( )v iR x    (30a) 
State Equation  :                       ( , )d fx
t
x
d
i  (30b)
 
where    2 1R x x  ,   (30c) 
 ( ) (1, ) xif x i x    . (30d) 
This memristor is active because its memristance R(x) is 
negative for some values of x; namely,  
 R(x) < 0,   for –1 < x < 1 .  (31) 
Since active electronic devices can be used to amplify 
electrical energy, it does not exist as an intrinsic device, 
such as a p-n junction diode, or a thermistor, but it can be 
built from off-the-shelf components, such as transistors and 
op-amps, powered by an energy source, such as a battery. 
Indeed, the above active memristor has been built [26] and 
its measured memristance R(x), shown in Fig. 19(b), 
closely resembles that defined in (30c).  
For readers unfamiliar with the fundamentals of 
Nonlinear Circuit Theory [24] we wish to point out that the 
electronic circuit schematic given in Fig. 44, p. 35 of [5] is 
a physical 2-terminal memristor device, and not an analog 
computer, or an emulator. Indeed, the circuit inside the box 
in Fig. 44 of [5] can be integrated into a single chip with 2 
memristor terminals. From a circuit-theoretic perspective, 
the power supply needed to power the transistors and op-
amps is imbedded inside the box in Fig. 44(a) of [5], and 
hence the device has only 2 external terminals. In fact, one 
can in principle replace the battery by integrating an array 
of solar cells inside the chip, with a small window for 
accessing sun lights.  
The circuit in Fig. 19(a) is an example of Fig. 18(a), 
where the cyan box consists of a linear capacitor in series 
with a linear inductor. The circuit in Fig. 19(a) is remark-
able in the sense that it not only can function as an oscilla-
tor (for some values of L and C), but it can generate 
chaotic oscillations (for some other values of L and C) 
whose waveforms are not periodic, but persist indefinitely 
as transients, somewhat reminiscent of amplified noisy 
signals.  
For example, Fig. 19(c) shows the chaotic waveforms 
of the memristor current i(t), and memristor voltage v(t), 
measured from the circuit in Fig. 19(a). Observe that the 
zero-crossing points of v(t) include not only all zero-
crossing points of i(t), but also several additional instants 
of time when i(t) is not zero (such as between t = 40 and t = 
50, and between t = 90 and t = 100), thereby providing the 
signature of a current-controlled memristor. The presence 
of zero-crossing points of v(t) which were not present in 
i(t) manifests, in this example, as points in the 2nd  and 4th 
quadrant of the v-i plane, when the loci of v(t) and i(t), also 
known as a Lissajous  figure, is projected onto the v vs. i 
plane, as shown in Fig. 19(d) 8.   
 
7 A current-controlled (resp., voltage-controlled) memristor is passive if, and only if, its memristance R(x, i) ≥ 0 (resp. memductance G(x, v) ≥  0). 
A memristor is active if, and only if, it is not passive. 
8 Fig. 19(d) illustrates why the Coincident Zero-Crossing signature is more general than that of a pinched hysteresis loop fingerprint; namely, since 
both i(t) and v(t) waveforms are not periodic, their associated Lissajous figure is not a closed loop, but an unending loci, which if left to continue printing 
unstopped would eventually lead to a uniformly blue color inside each lobe. But remarkably, both blue lobes would share a common pinched point at the 
origin at all times, thereby confirming the nonlinear device defined in Fig. 19(a) is a memristor. 
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Circuit made of 
arbitrary  linear
and nonlinear 
circuit elements, 
voltage sources 
and 
current sources. 
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-
+
i(t)
(a)
(b)
(c)
i(t), v(t)
tt1 t2 t3 t4 t5
v(t), i(t)
tt1 t2 t3 t4 t5 t6 t7 t9 t10t8
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0
 
Fig. 18.  Illustrations of Coincident Zero-Crossing Signatures. 
(a) A memristor imbedded in a circuit is highlighted by redrawing it outside of the cyan box for analysis. It is assumed the voltage 
waveform v(t) across the memristor, and the current waveform i(t) entering the memristor have been measured and available for 
analysis. 
(b) The pair of waveforms (v(t), i(t)) in (b) implies the memristor shown on the right side of (a) is a current-controlled memristor de-
fined by one of the 3 formulas in (29a), where v(t) = 0 whenever i(t) =0, as depicted in Fig. 1. Note that v(t) may intersect the time axis 
at additional points (e. g., the intersections of the blue waveform with the time axis between t = 0 and t1, between t2 and t3, and between 
t4 and t5) where i(t) ≠ 0. 
(c) The pair of waveforms ( i(t), v(t)) in (c) implies the memristor shown on the right side of (a) is a voltage-controlled memristor de-
fined by one of the 3 formulas in (29b), where i(t) = 0 whenever v(t) = 0, as depicted in Fig. 2. Note that i(t) may intersect the time axis 
at additional points (e. g., the intersections of the blue waveform with the time axis between t1 and t2, between t3 and t4, and t > t9 ) 
where v(t) ≠ 0. 
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8.1 Passive Memristors Have Identical Zero 
Crossings 
The set of zero crossing times {t1 (i), t2 (i),…,tM (i)} of 
the current waveform i(t) and {t1 (v), t2 (v),…, tN (v)} of the 
voltage waveform v(t) associated with a passive memristor 
are identical. In particular, tk (i) = tk (v), and M = N.  
The proof of the above property follows from an in-
spection of Fig. 1 and Fig. 2 where the pinched hysteresis 
loops ventures into the 4th quadrant, whereby the instanta-
neous power 
 ( ) ( ) ( )p t  = v t  i t  < 0    (32) 
implying that power is being discharged by the memristor 
into the cyan box at all time instants when (32) holds. But 
this is impossible because R(x, i) > 0 and G(x, v) > 0 for 
a passive memristor, implying  
 ( ) 02p = vi = M x, i  i     (33a) 
for all times t, thereby contradicting (32), and 
 ( ) 02p = i v = G x, v  v   .  (33b) 
It follows from the above analysis that the pinched 
hysteresis loops of all passive memristors are restricted to 
the first and the third quadrants of the v-i plane, and that 
the set of zero-crossing times of both i(t) and v(t) of 
passive memristors are identical.  
8.2 Passive Memristors Have Zero Phase 
Shifts 
The above zero-crossing property among passive 
memristors implies the following additional fundamental 
property: 
Zero Phase Shift Property:  
The phase shift9 between a periodic current wave-
form i(t) (resp., voltage waveform v(t)) and its associated 
periodic voltage waveform v(t) (resp., current waveform 
i(t)) of the same frequency in any passive memristor is 
zero. 
We close this section by observing that the above 
Zero Phase - Shift property implies that unlike capacitors, 
and inductors, it is impossible to store energy in a passive 
memristor. 
9. P O P: Power-Off  Plot 
The following very short discourse deserves a sepa-
rate section because it provides the answer to the following  
question everybody wishes, but is afraid, to ask: 
WHEN IS A MEMRISTOR NON-VOLATILE ? 
The answer to the above nagging question is found by 
plotting the loci  -  henceforth called Power-Off  Plot, or 
simply POP  -  of the rate of change (dx/dt) (defined by the 
right-hand side f(x, i) (resp., g(x, v)) in the memristor state 
equation) as a function of the state variable x with the 
input current i (resp., input voltage v) in the current-
controlled state equation (resp., voltage-controlled state 
equation) in Tab. 1 set equal to zero. 
In the special case where the state variable x is a sca-
lar, POP is just a curve in the f(x,0) vs. x plane (resp., 
g(x,0) vs. x plane).  
Example 9.1: POP of Positive – Temperature 
Coefficient Thermistor  
The POP of the current-controlled memristor (Posi-
tive-Temperature Coefficient thermistor in Example 5.2) 
defined in (12) is just a straight line (Fig. 20) defined by 
 0( )
P
P
CP
dx T x
dt H
    (34) 
The upper arrowhead pointing to the right indicates 
that the solution x(t) starting from any initial state 
x(0) ≠ x(Q) on POP above the x-axis must move to the 
right of x(0) (because (dx/dt) > 0 at x(0)) for t > 0, as long 
as x(t) lies above the x-axis.  
Conversely, the lower arrowhead pointing to the left 
indicates that the solution x(t) starting from any initial state 
x(0) ≠ 0 below the x-axis on POP must move to the left of 
x(0) (because (dx/dt) < 0) for t > 0,as long as x(t) lies below 
the x-axis. 
Each intersection of POP with the x-axis is called 
an equilibrium point of the power-off memristor because 
(dx/dt) = 0 
 
at such intersections, implying that the state x(t) 
starting from an initial state x(0) = x(Q) must remain mo-
tionless at x(t) = x(Q) for t > 0. 
The equilibrium point x = x(Q) in Fig. 20 is said to be 
asymptotically stable10 in the Theory of Nonlinear Dy-
namics [27] because the solution x(t) starting from any 
initial state x(0) ≠ x(Q) must tend to the equilibrium point 
x = x(Q) as t → ∞. 
It follows from Fig. 20 that the state variable  
x(t) → x(Q) in (12b) (with v = 0) and its memductance  
  0
1( )( ( )) ( ( ))
1
P Px Q T
OP
OP
W x t W x Q R e
R
     

  (35)
 
 
 
9 The phase shift between two periodic waveforms i(t) and v(t) of the same frequency is the distance in time measured between their two closest zero 
crossings. 
10 The adjective asymptotically is used in a mathematical sense meaning that x(t) will not arrive at x(t) = x(Q) at a finite time.
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as t → ∞, for any initial state x(0). In other words, the 
Power-Off PTC memristor is equivalent to a linear passive 
resistor with resistance equal to ROP at ambient temperature 
T = 300 K. Such a memristor is said to be volatile because 
the initial condition x(0) (which can be interpreted as 
a summary of the past history of x(t)) has no effect on the 
value of the small-signal resistance (δv(t)/δi(t)) measured 
from this memristor by applying an infinitesimal voltage 
δv(t) across the memristor and measuring its current re-
sponse δi(t). It is volatile in the sense that the effect of the 
past input signals that this memristor has been subjected to 
have been forgotten. 
z
+
_
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iM
M2( 1)M M
M M
V i
i
x
x x xi


 
  
Memristor Equations:
+
_
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+‐ VC+
_
VL
C
ML
iM
iL
(a) (b)
i(t), v(t)
100
Initial state : (vC (0), iL (0), x (0)) = (0.1,0,0.1). 
Parameter values: C=1, L=3, β=1.5, α=0.6.  
(c)
t i(t)
v(t) Initial state : (vC (0), iL (0), x (0)) = (0.1,0,0.1). 
Parameter values: C=1, L=3, β=1.5, α=0.6.  
(d)
 
Fig. 19.  A 3-element chaotic circuit with the memristor providing both local activity and nonlinearity essential for generating chaotic oscilla-
tions [28]. Such a memristor – called a  locally-active memristor – can be built using transistors, op-amps, etc., powered by a battery 
[5], [26]. The memristance R(x) measured from this 2-terminal electronically-synthesized memristor is shown in (b), where the hori-
zontal and vertical axes represent the memristor current i(M) and voltage v(M) in (a). The pair of numerically – calculated red current 
waveform i(t) and blue voltage waveform v(t) in (c) are non-periodic. Their associated Lissajous figure in (d) is called a strange at-
tractor [29]. Observe that though not a closed loop, it is pinched at the origin. 
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Example  9.2 : POP of Hypothetical Memristor    
The POP of the hypothetical voltage-controlled ge-
neric memristor defined earlier in (16) is given in Fig. 16. 
It has 3 equilibrium points located at x = 10, x = 30, and 
x = 50, respectively, where dx/dt = 0.  
We can indicate the direction of motion along the 
POP by attaching an arrowhead pointing to the right (resp., 
to the left) on each segment of the PWL function lying 
above (resp., below) the x-axis where dx/dt > 0 (resp., 
dx/dt < 0), as shown in Fig. 21, where the 3 equilibrium 
points are labeled as Q0 (x = 10), Q1 (x = 50), and Q2 
(x = 30), respectively. Such a diagram depicting the motion 
of x(t) in the (dx/dt) vs. x
 
plane is called a dynamic route 
[24]. 
Observe that while each intersection of the POP in 
Fig. 16 with the x-axis is an equilibrium point of a circuit 
made of a voltage-controlled (resp., current-controlled) 
memristor, terminated by a short circuit (resp., an open 
circuit), the associated dynamic route provides additional 
information for classifying each equilibrium point on the 
POP as asymptotically stable, or unstable. For the mem-
ristor in Example 9.2, the dynamic route in Fig. 21 identi-
fies the equilibrium points Q0 and Q1 to be asymptotically 
stable, whereas the equilibrium point Q2 is identified to be 
unstable.  
A cursory inspection of the dynamic route in Fig. 21 
shows that it is endowed with a non-volatile memory in the 
sense that, depending on the initial state x(0), the memris-
tor can exhibit one of two asymptotically stable equilib-
rium states, namely, 
 x = x(Q0) =10, if x(0) < 30  (36a) 
                  =50, if x(0) > 30.   (36b) 
These 2 distinct equilibrium states give rise to the follow-
ing 2 corresponding stable small-signal conductance 
(assuming G0 = 1 in (16c))11 
    20( ) 10 100 , (0) 30W x Q S if x     (37a) 
                    250 2500 , (0) 30S if x     (37b) 
Since the 2 distinct stable values of the memductance 
W(x(Q0)) can be used to represent the binary state 0, or 1, 
this memristor is said to be a non-volatile memory because 
the memductance W = 100 S, or W = 2 500 S is retained for 
all times t > 0, until an appropriate external voltage signal 
is applied to switch the equilibrium state to the other stable 
state. 
The above example can be easily generalized into 
a theorem: 
Non-Volatile Memristor Theorem: 
A memristor with a scalar state variable x is non-
volatile if its POP intersects the x-axis at 2 or more 
points with a negative slope.  
Example 9.3: POP of a Continuum-Memory 
Memristor  
Consider a hypothetical Extended Voltage-Controlled 
memristor described by : 
State-Dependent Ohm’s Law:        i = G(x, v) v  (38a) 
    G(x, 0) ≠ ∞ 
State Equation :                             ( , )dx g x v
dt
   (38b) 
where
 
 ( , ) vg x v
x
 .   (38c)
 
Let us leave G(x, v) in (38a) unspecified in this exam-
ple in order to emphasize that non-volatile memories of 
memristors are determined by the intersection points of 
their POP (Power – Off Plot) with the x-axis, and therefore 
does not need the memductance function G(x, v).  
The POP of the above memristor (obtained by setting 
v = V = 0) in (38c) is given by  
 POP : 0 0dx
dt x
    (39) 
as shown by the bold red line in Fig. 22, namely, the entire 
x-axis. It follows that the above memristor is endowed with 
a continuum of stable (but not asymptotically stable) equi-
librium points12. We will henceforth call a memristor 
whose POP coincides with the x-axis as a Continuum-
Memory Memristor13. Since every state x(Q)  (–∞,∞) of a Continuum-Memory Memristor gives rise to a conduc-
tance determined by the memductance function G(x, v) 
evaluated at x = XQ, and v = VQ, this memristor is endowed 
with a continuum of non-volatile non-negative conduc-
tance memories, assuming that G(x, 0) assumes all values 
of G(x, 0) ≥ 0 over the x-axis. 
In the case where the memductance function G(x, 0) is 
a smooth function x, then this memristor can be used as 
a synapse [3], [32], [35] in brainslike machines.  
 
11To simplify arithmetic, we pick G0 = 1. In practice, G0 is a scaling constant chosen to fit the intrinsic memductance scale of the memristor. 
12 An equilibrium point x(Q) of a differential equation ( )x f x  is said to be asymptotically stable if a small ball placed initially at x(Q) will always 
return to x(Q) when it is displaced by an arbitrarily small perturbation of arbitrarily short duration by following the direction of motion indicated by the 
arrowhead along the dynamic route where the perturbed state ˆ ( )x x Q x   is located. If the perturbed state xˆ  did not return to x(Q), but remains mo-
tionless after the perturbation Δx became zero, then the equilibrium point is said to be stable.  
13 For a more comprehensive theory on non-volatile memories, we can generalize our definition of a Continuum-Memory Memristor to allow its 
POP to contain only one, or more, contiguous intervals  a ≤ x ≤ b  on the x-axis, such as the 2 intervals [–2, –1] and [1, 2] in Fig. 35 of [5].  
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x
( , 0)d fx x
dt

0 Q
3( 0) 0OPx KTQ  P
CP
Slope
H
 
 
Fig. 20. POP of the current-controlled Positive-Temperature Coefficient (PTC) thermistor where δP = 0.8 W/K, HCP = 0.8 J/K, TOP = 300 K.  
The arrowhead points to the direction of motion of x on the POP. 
 
Fig. 21.  Dynamic route associated with the POP of the voltage-controlled memristor defined by (16). 
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In the special case where G(x, 0) assumes only 2 
distinct values G1 and G2, say  
 1
2
( , 0) , 0 10
, 10
G x G x
G x
  
     
  (40)
 
this memristor can be used as a non-volatile binary 
memory, with G1 representing the binary state “0”, and G2 
representing the binary state “1” [5].  
It is easy to switch from any non-volatile state x(Q1) 
to another non-volatile x(Q2) of the continuum-memory 
memristor (38), or vice-versa, by applying a square voltage 
pulse of appropriate height ΔE, and duration ΔT. 
For example, suppose one wishes to switch from the 
non-volatile state Q2 to the non-volatile state Q1 shown in 
Fig. 23(a). For simplicity, let us pick a negative square  
pulse of height ΔE = 1 Volt at t = t0 and calculate the time 
t = t1 on the green dynamic route in Fig. 23(a) whose pro-
jection onto the x-axis is Q1. In this case, ΔT = t1 – t0 = Δ1. 
Conversely, to switch from the non-volatile state Q1 to 
the non-volatile state Q2, we simply apply a positive square 
pulse as shown in Fig. 23(b), where (assuming ΔE = 1) the 
pulse width can be calculated as ΔT = t4 – t3 = Δ2. 
Observe from (38c) that for each value V > 0, there 
are 2 odd-symmetric blue dynamic routes located in the 1st 
and the 3rd quadrants. Similarly, for each value V < 0, there 
are 2 odd-symmetric green dynamic routes located in the 
2nd and the 4th quadrants. Observe also that since no dy-
namic routes corresponding to (38c) can cross the x-axis, 
the POP of this Continuum Memory Memristor restricts all 
dynamic routes to either the upper half plane (dx/dt) > 0, or 
lower half plane (dx/dt) < 0. 
x
dx
dt
0
 
1
1
dx
dt x
V
 
   
1
1
dx
dt x
V


: 0dxPOP
dt

(V = 0)
 
1
1
dx
dt x
V
 
  
1
1
dx
dt x
V


This dynamic route is
identified by the 
parameter V = -1
This dynamic route is
identified by the 
parameter V = 1
This dynamic route is
identified by the 
parameter V = 1
This dynamic route is
identified by the 
parameter V = -1
 
Fig. 22.  The POP of the memristor defined in (38) coincides with the x-axis, where every point is a stable (but not asymptotically stable) 
equilibrium point. Four dynamic routes corresponding to V = 1(blue) and V = –1(green) indicate the direction of motion from an initial 
state x(0) lying on any of the 4 paths. 
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dx
dt
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
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Fig. 23.  A square voltage pulse of appropriate polarity, height ΔE, and duration ΔT  can be used to switch from any non-volatile state to any 
other non-volatile state: (a) switching from Q2 to Q1, via a negative voltage pulse of height ΔE = 1 and width Δ1. (b) switching from Q1 
to Q2, via a positive voltage pulse of height ΔE =1 and  width Δ2. 
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10. DC V-I  Plots 
All freshmen in electrical engineering are taught that 
most 2-terminal devices have a DC V-I curve obtained by 
connecting a battery with voltage v = V across the device 
and measuring its corresponding DC current I. By repeat-
ing the experiment with many different voltages V, we 
obtain a set of points on the V-I plane. A smooth curve 
passing through these points is called the DC V-I curve14 of 
the device. Notice that the adjective DC is important be-
cause the measured curve may change if one substitutes the 
DC power supply with a low-frequency sinusoidal, or tri-
angular, voltage source. This latter measurement scheme is 
often adopted because it replaces the rather slow manual 
tuning of DC voltages by an automated set-up where the 
slow variation of the periodic waveform is assumed to 
produce the same effect as manual tuning. 
Unfortunately, for memristors, the manual and auto-
mated tuning schemes can give completely different results, 
no matter how low is the frequency chosen for the periodic 
voltage signal. In this section, we will see that many mem-
ristor DC V-I curves measured by conventional automated 
instruments are erroneous, and that the correct DC V-I 
curve of many memristors is not a curve, but a set of points 
on the V-I plane, ranging from a large collection of points 
forming multiple branches, or to just one point – a single-
ton on the V-I plane!  
Since it is misleading to call such bizarre set of points 
a curve, we will henceforth use the terminology DC V-I 
Plot, instead of the traditional DC V-I curve, unless the set 
of points actually lie on a curve.  
Example. 10.1  DC V-I Plot of PTC Thermistor 
Consider the PTC thermistor defined in (12). To 
measure the DC V-I Plot of this memristor, we must sub-
stitute a set of constant voltages V = V1, V2,…, Vm for v in 
(12a) and (12b), and measure the corresponding constant 
current i = I = I1, I2,…, Im after all transient had decayed to 
zero. 
The corresponding set of points (V1, I1), (V2, I2),…., 
(Vm, Im) is the DC V-I  Plot of the PTC thermistor. The 
caveat here is how long should the experimentalist wait 
before he can proceed to measure the next point? To an-
swer this fundamental question, let us suppose the PTC 
memristor behaves exactly according to (12). At zero tran-
sient, the measured state variable x = XQ must be a con-
stant because 0
Qx X
dx
dt 
 . Such a value of x is called 
an equilibrium state in the theory of nonlinear dynamics 
[24], [27]. The equilibrium state of a memristor is obtained 
by equating the right-hand side of (12b) to zero and solving 
for all constant values of x, for each assigned constant 
value v = V, which satisfied the following Memristor 
Equilibrium Equation : 
 
 0 1 2
0
1( ) 0P Px TP P OP
CP CP
T x R e V
H H
        . (41) 
In general, memristor equilibrium equations are strongly 
nonlinear algebraic equations and their solutions must be 
calculated numerically, or graphically. There are many 
numerical softwares for solving nonlinear algebraic equa-
tions. They are highly efficient and reliable if the equation 
has only one solution for each value of V. Unfortunately, 
such software can find only one solution even if the equa-
tion has multiple solutions15.  
Although the above memristor equilibrium equation 
(41) can be solved analytically, we will solve it via 
a graphical method which is completely general, albeit 
much less accurate than numerical methods. It has the 
unique advantage, however, that all DC current I, for each 
DC voltage V, are guaranteed to be found16. Even more 
important, our graphical method provides numerous 
insights about the dynamics of the memristor which no nu-
merical software, or emulator, could provide.  
Since our goal is to calculate all DC (V, I) that satisfy 
(12a), we must substitute x in (12a), which is generally 
a function of time, except at equilibrium points. Let us plot 
the memductance function W(x) defined in (12c) as a func-
tion of x = XQ over the range of XQ relevant to the PTC 
thermistor, as shown in Fig. 2417.  
The next step in our graphical method is to plot dx/dt 
 (defined by the right hand side of (12b)) as a function of x, 
for each DC voltage V relevant to our PTC thermistor. 
Each curve in Fig. 25 corresponds to one DC value V = VK, 
and has 2 arrowheads indicating the direction of motion 
starting from any initial point x = x(0). The direction of 
arrowhead in each curve points to the right in the upper 
half plane dx/dt > 0, and to the left in the lower half plane 
dx/dt < 0. Observe that dx/dt = 0 at exactly one point where 
each curve in Fig. 25 intersects the horizontal line 
dx/dt = 0. These are the equilibrium points of the PTC 
thermistor! Each curve in Fig. 25 is in fact just the dynamic 
route we encountered in Fig. 23. It makes sense therefore 
henceforth to call Fig. 25 as the family of dynamic routes 
associated with the PTC thermistor. Observe that the 
 
14  We choose the capital letters V and I, instead of the conventional lower case letters v and i to distinguish them from the H F v-i curve (acronym 
for high-frequency v-i  curve) exhibited by all Extended memristors when connected to high-frequency periodic signals.    
15  Commercial simulators, such as various versions of SPICE, are even less reliable because the numerical algorithm it uses is incapable of solving 
complicated nonlinear equations. 
16  More accurate solutions can be found by using the graphically derived solutions as initial guess for numerical softwares. 
17  The range 300 < XQ  < 3000.0008 in Fig. 24 was chosen upon inspection of Fig. 25. 
RADIOENGINEERING, VOL. 24, NO. 2, JUNE 2015 351 
 
coordinate (XQ, VQ) for each intersection point can be 
trivially extracted from Fig. 25. 
Remark 10.1 
The family of dynamic routes associated with each 
memristor contains the coordinate XQ of a subset of the 
equilibrium points of any first - order memristor.  
The range of XQ in Fig. 25 is approximately 
300 < XQ < 300.0008. The set of points (XQ , VQ) extracted 
from Fig. 25 can be used to plot the skeleton of a curve 
relating XQ as a function of V, as shown in Fig. 26, where 
we label as ˆ ( )Q QX X V . The larger the number of DC volt-
ages V we pick in Fig. 25, the smoother is the ˆ ( )Q QX X V  
curve.  
To obtain the DC V-I curve of the PTC thermistor, let 
us substitute ˆ ( )Q QX X V  from Fig. 26 in place of XQ in 
Fig. 24; namely, 
 ˆ ( )
ˆ( ) ( ( )) ( )
Q Q
Q QX X V
W W X W X V W V   . (42) 
The memductance function ( )W W V  can be trivially 
obtained using a laptop. It is however, more illuminating, 
albeit more time consuming and less accurate, by using the 
graphical composition method presented in [24].  
Here, the functions ˆ( )QW W X  (from Fig. 24) and 
ˆ ( )Q QX X V  (from Fig. 26) are plotted in the upper left cor-
ner and lower right corner in Fig. 27, respectively. Adding 
the unit-slope line in the lower-left corner in Fig. 27 allows 
us to find the coordinate of XQ for each DC voltage V by 
simply drawing vertical and horizontal projection lines, as 
illustrated in Fig. 27 for 2 values of V; namely, V = 5 and 
V = 15.  
To find the value of XQ at V = 5, we draw a vertical 
projection line through V = 5 in the upper right corner, 
until it intersects the lower curve ˆ ( )Q QX X V  at       point. 
We next draw a horizontal projection line through         
point      leftward until it intersects the unit-slope line in the 
lower-left corner at point      . Next we draw a vertical line 
through point         upward until it intersects the upper 
curve ˆ( )QW W X  at point      . The final step is to draw a 
horizontal projection line through point        rightward until 
it intersects the initial vertical projection at point       . In 
other words, point        with coordinates  ˆ, ( )Q QX W X  maps 
to point       with coordinates  , ( )V W V , which is a point in 
the ( )W W V   function that we seek. 
It remains to plot the DC V-I curve by simply multi-
plying each point on the ( )W W V  curve by its correspond-
ing value V, as stipulated by the State-Dependent Ohm’s 
Law (12a); namely, 
 ˆ( ) ( )I W V V I V   .   (43) 
This is shown in Fig. 28, for V > 0, and V < 0. The red 
branch is obtained from our rough graphical method using 
a coarse scale, which did not include the green branch 
depicted in the inset of Fig. 28 for 0 < V < 0.5 (which can 
be obtained by the same graphical method with a finer 
scale near x = 0). The odd-symmetric blue branch in 
Fig. 28 comes for free because a careful analysis of (12), 
(41) and (42) reveals that the DC V-I plot of the PTC mem-
ristor is an odd-symmetric function of V.  
Since the DC V-I Plot of the PTC thermistor in 
Fig. 28 is a single-valued function of the DC voltage V, we 
can call this a DC V-I curve. In particular, under Power-
OFF condition (V = 0), there is a unique small-signal con-
ductance equal to the slope of the curve at V = 0, namely, 
  
0
0
1(300 300) 3
( )
1 10P
Q V
V
OP
OP
I W X
V
R e
R


 
 

    
 (44)
 
Observe that the above small-signal conductance can 
be measured by applying a small voltage pulse δv(t) and 
measuring the current response δi(t). It is important to 
understand that this memristor (PTC thermistor) is a vola-
tile memory device because the same small-signal conduc-
tance will be measured no matter what previous signals has 
been applied across its terminals. This volatility property is 
due to the fact that the POP of the PTC thermistor has only 
one intersection with the (dx/dt)-axis in Fig. 25. 
Example. 10.2  A  Shoelace  DC V-I Plot  
Let us revisit the hypothetical PWL Memristor in (16) of 
Example 5.6. The POP of this memristor and its associated 
dynamic route in Fig. 21 shows that when the power is 
OFF (i. e., V = 0) this memristor has 3 equilibrium states 
0
10QX  , 1 50QX   and 2 30QX  where Q0 and Q1 are 
asymptotically stable, while Q2 is unstable in the sense that 
it is unobservable in practice due to the inevitable presence 
of circuit noise. This memristor therefore can be used as 
a non-volatile binary memory, where the binary State “0” 
is coded by the small-signal conductance G0 = 100 S at Q0, 
and the binary state “1” is coded by the small-signal con-
ductance G1 = 2500 S at Q1 (see (37) and Fig. 32 of [5]). 
We can switch from Q0 to Q1 by applying a small positive 
voltage pulse across the memristor, or from Q1 to Q0 with 
a corresponding negative pulse, as illustrated in Fig. 33 of 
[5].  
The existence of 2 distinct small-signal conductances 
G0 and G1 during Power-OFF (i. e., V =I = 0) implies that, 
unlike the PTC thermistor, the DC V-I Plot of this mem-
ristor must have at least 2 branches which cross each other 
at the origin (V, I) = (0, 0), as depicted in Fig. 32 of [5]. 
Such a DC V-I Plot can no longer be a single-valued curve. 
What does it look like? 
It is shocking that current numerical softwares or 
emulators are incapable of calculating this DC V-I Plot! 
1
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Fig. 24.  Plot of  XQ – dependent memductance W = W(XQ) from the state-dependent Ohm’s law of the PTC thermistor. 
 
The following 3 methods however can be used. 
DC V-I Plot Method 1: Graphical Composition Method 
Repeat the procedure presented in Example 10.1 with 
the memristor defined by (16), instead of (12). 
DC V-I Plot Method 2: Piecewise-Linear Method 
Solve the state equation (16b) analytically as 3 sepa-
rate linear differential equations where f(x) is replaced by 
an affine function representing the extension of the 3 
straight lines in Fig. 16. The relevant portion of each solu-
tion is then extracted and plotted. The union of these 3 
relevant solutions is the DC V-I Plot of this PWL memris-
tor.  
DC V-I Plot Method 3: Parametric Method [30] 
Step 1 
Set (dx/dt) = 0 in (16b) and recast it (with v and x re-
placed by their DC symbols V and X) into the following 
parametric form, i.e., as a function ˆ ( )v X  of a scalar  
parameter X:  
 
ˆ30 20 40 ( )V X X X v X         (45a) 
Step 2 
Substitute (45a) for v in (16a) (with v, i, and x re-
placed by their DC symbols V, I, and X) with G0 = 1 and 
recast it into the following parametric form, i. e., as a func-
tion ˆ( )i X  of the same scalar parameter X :   
2 3 2 2 ˆ30 20 40 ( )I X X X X X X i X        (45b) 
Step 3 
Partition the relevant interval –20 < X < 80 of the 
POP in Fig. 16 into a set  
  : 20 80K KX X   X   (46) 
of uniformly-spaced points, such as 
  20, 15, 10, 5, 0, 5, 10, 15, 20X       (47) 
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Step 4 
For each XK  X, calculate  
ˆ ( )K KV v X    from (45a) 
          and                                  (48) 
           ˆ ( )K KI i X   from (45b) 
Step 5 
For each XK  X, plot a point  ˆˆ ( ), ( )K K K KV v X I i X   
in the I vs. V plane and draw a smooth arc connecting these 
points. The resulting loci is the DC V-I Plot of the mem-
ristor. The two parametric equations ˆ ( )K KV v X  and 
ˆ ( )K KI i X  calculated from (45a) and (45b) are shown in 
Fig. 29(a) and 29(b), respectively. The loci represented by 
 ˆˆ ( ), ( )v X i X  in Fig. 29(c) is the DC V-I Plot of the PWL 
Memristor defined in (16) of Example 5.6. 
It is important to observe that unlike the numerical 
approach, both ˆ ( )v X  and ˆ ( )i X  are analytical formulas 
describing the DC V-I Plot exactly [30]. Observe also that 
  ˆ ˆ( ) ( ) ( )i X G X v X .  (49) 
Remark 10.2 
The Parametric Method, when applicable, gives the 
exact analytical equation for the DC V-I Plot. The 
Parametric Method is applicable whenever the voltage v 
(resp., current i) can be recast as a function of x in the 
expression obtained by setting the right-hand side of the 
state equation of a voltage-controlled (resp. current-
controlled)  memristor to zero.  
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Fig. 25.  Graphical Method for Calculating the equilibrium state x = XQ for each DC voltage V over the range of interest. Each dynamic route is 
identified with a fixed constant value v = V for  0 V ≤ V ≤ 20 V  in this plot. Each intersection of a dynamic route at v = VK with the 
(dx/dt) = 0
 
axis gives the value XQ (VK) at V = VK . The coordinates (VK, XQ (VK)) give a point on the voltage-dependent Equilibrium 
plot. 
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Fig. 26.  Voltage-Dependent Equilibrium Plot of the PTC thermistor constructed graphically by drawing a smooth curve through the points  
(VK, XQ(VK)) extracted from Fig. 25. 
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Fig. 27.  Graphical method for constructing the memductance W(XQ) as a function of the DC voltage v = V applied across the PTC thermistor.  
 
10.1 Passive but Locally-Active Memristors 
Since X is only a parameter needed to draw the  
DC V-I Plot, it can be deleted after the plot is drawn to 
avoid clutter, as shown in Fig. 30, which is an enlarged 
version of Fig. 29(c), where the coordinates at several 
intersecting points are printed for future reference. Observe 
that this memristor (defined in (16b)) is passive at DC 
because all points on the plot lie in the 1st and 3rd quadrants 
(yellow region) where VI ≥ 0. It is interesting to note that it 
is locally active over the interval –10 V < V < –3.334 V 
where the small-signal conductance at DC (defined by the 
slope δI/δV) is negative18.  
10.2 DC V-I Plots May Contain Unobservable 
Points 
The DC V-I Plot of the PWL Memristor in Example 
5.6 is not a curve, but a set of points representing the V-I 
coordinates corresponding to all 3 equilibrium points Q0, 
Q1, and Q2 of the PWL memristor defined in (16), powered 
by a V-volt battery, for –15 V < V < 15 V. The red, blue, 
and green portions of the plot are associated with the equi-
librium points Q0, Q1, and Q2 shown in Fig. 21, respec-
tively. 
Since the equilibrium point Q2, for any voltage 
 
18 In a future paper, we will design an oscillator by connecting a 7- volt battery (with the positive terminal connected to ground) in series with 
a positive inductor and the memristor defined by (16). This battery will give rise to an unstable equilibrium point located at (–7, –63), thereby spawning 
a stable limit cycle via a super-critical Hopf Bifurcation mechanism [27]. 
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–10 V < V < 10 V, in Fig. 21 is unstable in the sense that 
the solution x(t) with any initial state x(0) located arbitrar-
ily near Q2 will diverge from Q2 and tend to either Q0 (if 
x(0) < 30) or Q1 (if x(0) > 30), the green branch of the DC 
V-I Plot in Fig. 30 can not be measured directly19. Nor can 
it be calculated by any standard numerical software, or 
emulator. 
Remark 10.3 
Not all points on the DC V-I Plot of a locally-active 
memristor can be observed directly using conventional 
measurement schemes.  
10.3 Two Stable Branches through Origin 
Imply Non-Volatile Binary Memory 
Since the DC V-I Plot in Fig. 30 has 2 stable branches 
(red branch corresponding to stable equilibrium point Q0 
and blue branch corresponding to stable equilibrium point 
Q1), for any DC voltage –10 V < V < 10 V, there are 2 
branch points on the plot for each V = V * which can be 
used to code a binary “0” and a binary “1” state, by apply-
ing a DC voltage V = V * across the memristor and meas-
uring its corresponding current response. It is natural to 
pick V *= 0 because it means that by connecting a small 
voltage signal across the memristor, there are 2 distinct 
current responses that can be measured, one of which can 
code for state “0”, and the other for state “1”. Since no DC 
battery is needed in this case, the memory state is retained 
until it is switched via an approximate switching signal, as 
illustrated in Fig. 33 of [5].  
Since only the 2 stable branches near the origin are of 
interest in non-volatile memory applications, we extract 
only the red and blue branch as shown in Fig. 31(a). Since 
only a very small signal is needed to identify which branch 
is retained only the tiny interval shown in Fig. 31(b) is 
relevant, where slope is equal to the corresponding small-
signal conductance. 
10.4 Quasi DC V-I Plot 
Let us apply a sinusoidal, or triangle voltage signal 
with amplitude A and frequency ω across the memristor 
with the DC V-I Plot shown in Fig. 30. Let us assume 
A > 10 V and ω is extremely small so that the voltage 
source might emulate a manually tuned DC voltage power 
supply. In this case, the measured V-I Plot would be 
a pinched hysteresis loop with 2 instantaneous jumps lo-
cated at V = –10 V, and V = 10 V, respectively. The jumps 
must take place at these 2 voltages because the memristor 
has only one equilibrium point for V < –10 V, and 
V > 10 V, respectively. Because the loci shown in Fig. 32 
is not measured with a tunable DC Voltage Source, we will 
henceforth call the measured pinched hysteresis loop 
a Quasi DC V-I Plot. 
10.5 A Shoelace DC V-I Plot 
We end Sec. 10 with the pin-up portrait of our DC V-I 
Plot, shown in Fig. 33, which resembles the shoelace 
exhibited in the inset, henceforth christened the memristor 
shoelace DC V-I Plot, or simply the memristor shoelace 
plot for short.  
11. Continuum-Memory Memristors 
Our final section is devoted to the class of continuum-
memory memristor whose POP (Power-Off Plot) coincides 
with the x-axis, such as (39) of Example 9.3. Recall the 
POP of any memristor is derived using only the memris-
tor’s state equation. Consequently, for each memristor state 
equations whose POP is the x-axis20, we can choose any 
state-dependent Ohm’s law  
 ( , )i G x v v  (50a) 
where the memductance satisfies  
 0 ( , )G x v     (50b) 
thereby spawning a bespoke continuum-memory memris-
tor. 
For sake of clarity let us pick the following simple 
generic passive memristor21: 
Generic Continuum-Memory Memristor 
State-Dependent Ohm’s Law:  
 
2i x v  (51a) 
State Equation:   
 dx v
dt x

 
(51b) 
The POP of this memristor is depicted as the red x-
axis in Fig. 22. Our goal is to derive the DC V-I Plot of this 
memristor over the entire DC voltage axis. 
So far, we have seen that the DC V-I Plot of a mem-
ristor can be a single-valued curve (such as DC V-I curve 
of the PTC thermistor shown in Fig. 28), or several single-
valued curves (such as the 3 curves shown in Fig. 39 of [5], 
each spanning the entire current axis –∞ < I < ∞), or 
a contiguous set of points forming a string intersecting 
itself with multiple loops (such as the shoelace V-I Plot 
depicted in Fig. 33). What does the DC V-I Plot of the 
continuum-memory memristor defined in (51) look like?  
19 It is possible, however, to design an elaborate experimental set-up to observe the unstable green branch in Fig. 30. 
20  Any state equation dx/dt = g (x, v) where g (x, 0) = 0, –∞ < x < ∞ has a continuum-memory consisting of all points of the x-axis. 
21  Equation (51a) defines a passive memristor because its instantaneous power 2 2( ) ( ) ( ) ( ) ( ) 0p t i t v t x t v t    for any v(t) and for all times t. 
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Fig. 28.  DC V-I plot of the PTC thermistor –20 V < V < 20 V. The inset shows the details near origin for –0.5 V < V < 0.5 V. 
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Fig. 29.  Plots of the parametric equations (a). ˆ ( )V v X , (b). ˆ ( )I i X , and their loci (c). The red, green, and blue portions of these plots 
correspond to the left, middle, and right segment of the POP in Fig. 16.   
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Fig. 30.  DC V-I Plot of the memristor defined by (16) in Example 5.6. 
 
To derive the DC V-I Plot of any memristor the first 
step is to set its state equation to zero and solve for the 
equilibrium state x = XQ for each DC voltage V, over the 
entire v-axis, i. e., –∞ < V < ∞. Carrying out this procedure 
in (51b), we obtain  
 0dx V
dt X
     (52) 
Equation (52) implies that this memristor does not have 
any equilibrium state for any non-zero DC voltage V ≠ 0! 
This conclusion can also be derived from Fig. 22 where 
none of the constant-voltage curve (shown only for V = 1 
and V = –1) dx/dt = V/X intersects the x axis except when 
V = 0. 
Observe that for any initial state located in the 1st 
quadrant x(t) → ∞ as t → ∞ and x(t) → –∞ for any initial 
state located in 3rd quadrant. Similarly, x(t) → 0  as t → ∞ 
for any point (dx/dt, x) located in 2nd, or the 4th quadrant. 
In other words, the motion from any initial state located 
outside of the x-axis never comes to rest except at t = ∞.  
Observe also from Fig. 22 that if one connects a bat-
tery of voltage V = E > 0 across this memristor, and if 
x(0) > 0 (1st quadrant), then the memristor would quickly 
burn out because i(t) → ∞ in view of (51a). If x(0) > 0 and 
V < 0 (4th quadrant), i(t) → 0, only at t = ∞, at least in 
principle. 
It follows that the DC V-I Plot of the Continuum-
Memory Memristor defined in (51) consists of only one 
point namely, the origin.  
Though bizarre, a 2-terminal circuit element whose  
v-i relationship defined by v = 0, i = 0 has been proposed 
in the literature [31] – it is called a Nullator22. 
11.1 Pinched Hysteresis Loop at Extreme Low 
Frequencies 
What happens if we connect a voltage source with 
a very low frequency sinusoidal, or triangular signal v(t)? 
Fig. 34 shows the  Lissajous  figure of (v(t), i(t)) plot- 
 
22  It is possible to build a nullator using an op-amp. Indeed, if one connects a resistor from the negative input terminal of an op-amp to its output 
terminal, then 2 op-amp input terminals becomes a virtual short circuit, where v = 0 and i = 0! 
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ted in the i vs. v plane calculated from (51) with 
v(t) = A sin ωt with amplitude A = 1 and x(0) = 1, for 4 
frequencies ω = 1, 0.1, 0.01, and 0.001. They are pinched 
hysteresis loops, as expected for all memristors. It can be 
proved that for the periodic signal v(t) = A sin ωt, there is 
no transient component in the current response i(t). For 
ω << 1, one might be tempted to call the pinched hysteresis 
loop a DC V-I Plot. However, since the correct DC V-I 
Plot for this memristor is a singleton, namely, the point 
(V, I) = (0, 0), it is necessary to use another name for low-
frequency pinched hysteresis loops, such as Quasi V-I 
Plots. 
Observe that the area of each lobe of the Quasi-DC 
V-I Plots increases at an exponential rate as ω decreases. 
A plot of the maximum point I*(1), I*(0.1), I*(0.01) and 
I*(0.001) identified in Fig. 34 shows I*(ω) increases expo-
nentially as ω tends to zero, as shown in Fig. 35. It follows 
that this memristor will burn out when the frequency ω is 
too small. 
11.2 Quasi DC V-I Plot Is Not DC V-I Plot! 
The phenomenon described in the preceding section 
is based entirely on numerical simulations of the memristor 
equation (51) with v = A sin ωt. In general, the numerical 
approach is the only option for analyzing a continuum-
memory memristor because a mathematical theory of non-
autonomous differential equations23 does not exist. But 
such numerically derived observations are questionable 
because they do not explain how rapidly the expanding 
pinched hysteresis loop collapses to a singleton at ω = 0. 
To overcome the above objections, we have designed 
the bespoke continuum-memory memristor equation (51b) 
which has an exact analytical solution. Indeed, let us recast 
(51b) as follow  
 x dx v dt . (53) 
Integrating both sides of (53) from t = 0 with initial 
state x(0), we obtain the following exact solution:  
2
( ) cos , if (0) 0
cos , if (0) 0
2where , (0) .
x t X A t x
X A t x
AA X x A



  
   
 
 (54) 
Observe that the analytical solution x(t) in (54) is well-
defined for all times t ≥ 0 if, and only if, ω ≠ 0. In other 
words, the continuum-memory memristor equation (51) 
does not have a mathematical solution when v(t) = A sin ωt 
when ω → 0! 
Fig. 36 shows the loci of (dx/dt) vs. x(t), for  x(0) = 1, 
A = 1, and ω = 1, 0.1, 0.01, and 0.001, respectively. Ob-
serve that as ω → 0, the egg-shape loops are compressed 
(albeit never touching each other) towards the x-axis, but 
with its leftmost point pinned at x = x(0). Observe that for 
x(0) ≥ 0, the loci are confined to the right half plane x ≥ 0. 
Those for x(0) ≤ 0 are confined to the left half plane x ≤ 0. 
No loci can cross the vertical wall located at x = 0. 
Observe that while the egg-shaped loci in Fig. 36 
formed contiguous loops for all ω ≠ 0, and hence are in 
a periodic steady state regime, the corresponding loci with 
a DC input voltage V = 1 (resp., V = –1), will tend to +∞ 
(resp., 0) as t → ∞, but never arriving at a steady state, as 
depicted in Fig. 36! It follows that even at extreme – low 
frequencies, the Quasi DC V-I Plots of the Continuum-
memory memristor defined in (51) are not the same as the 
unique DC V-I Plot of the memristor, which consists of 
only one point V = I = 0.   
12. Concluding Remarks 
All of the questions posed in Sec. 1 have now been 
answered. We end this paper with Tab. 5, which provides 
four simple tests to identify whether a set of Lissajous 
figures in the voltage-current plane obtained by applying 
a periodic voltage source, or current source (with zero 
mean) over a range of frequencies, across a 2-terminal 
device is a memristor, and if so, which class it belongs to.  
There are 3 classes of memristors; namely, ideal 
memristors, generic memristors, and extended memristors. 
They are distinguished by the form of their defining equa-
tions. A sub class of generic memristors exhibits identical 
properties as ideal memristors and is therefore called ideal 
generic memristors. Since ideal generic memristors can be 
transformed to an ideal memristor via a one-to-one mathe-
matical transformation, it is called a sibling of the ideal 
memristor parent.  
We have clarified what a non-volatile memristor 
means and showed that not all memristors are non-volatile. 
In particular a memristor is non-volatile if, and only if, it 
exhibits at least 2 distinct small-signal resistances meas-
ured by applying a small sensing signal, without a DC 
component, across the memristor, and such that any one of 
its distinct small-signal resistances can be set upon apply-
ing some appropriate control signals. Moreover, once set, 
the small-signal resistance will be retained indefinitely (in 
principle) even after its value has been measured via some 
small sensing signals. 
This paper contains many fundamental new results. 
They include the concepts of Continuum-memory memris-
tor, POP (acronym for Power-Off Plot), DC V-I Plot, and 
Quasi DC V-I Plot, whose characteristics are unique in the 
kingdom of memristors. Among many colorful pictures the 
shoelace DC V-I Plot stands out as both stunning and il-
lustrative. Even more impressive is that this bizarre shoe-
lace plot has an exact analytical representation via 2 
explicit functions of the state variable, derived by a novel 
parametric approach invented by the author.  
 
23An ordinary differential equation dx/dt = f(x, t) is said to be non-autonomous when the time variable t appear explicitly in the equation, such as 
the case when the memristor is driven by non-constant voltage source. 
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Fig. 31.  Enlargement of the two stable branches of DC V-I Plot near the origin. (a). –15 V < V < 15 V,  (b). –0.01 V < V < 0.01 V. 
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Very-Low Frequency Pinched Hysteresis Loop
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Fig. 32.  Quasi DC V-I Plot associated with the DC V-I Plot in Fig. 30. 
 
Fig. 33.  The memristor shoelace plot. 
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Fig. 34.  Pinched hysteresis loops from the Continuum-memory memristor defined in (51), with v = A sin ωt, A = 1, x(0) = 1, for ω = 1, 0.1, 
0.01, and 0.001, respectively.  
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Fig. 35. Graph of the peak current I* as a function of ω. 
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Fig. 36.  Loci of (dx/dt) vs. x(t) continuum-memory memristor (51) driven by a sinusoidal voltage source v(t) = A sin ωt,  A = 1, x(0) = 1, for 
ω = 1, 0.1, 0.01, and 0.001.The loci on the right are for x(0) > 0, while those on the left are for x(0) < 0. 
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Are all Lissajous
figures pinched 
at the origin ?
Your device 
is not 
a memristor 
Are all pinched 
hysteresis loops
odd symmetric?
Your device is an Ideal memristor
or a sibling of an Ideal memristor, 
provided all pinched hysteresis 
loops tend to a fixed straight line
through the origin, independent of 
amplitude of the testing periodic 
signal, as frequency ω → ∞. Does all pinched hysteresis loops tend to straight lines 
through the origin whose 
slope depends on the 
amplitude of the testing 
periodic signal , as 
frequency ω→ ∞ ?
Your device 
is an 
Extended Memristor
Your device 
is a 
Generic Memristor
NO
Yes
Yes
NO
Yes
NO
 
Tab. 5.  Four simple tests to identify and classify memristors. 
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Appendix 
Since nonlinear algebraic, or differential equations in 
general have no analytical solutions, they are usually 
solved by numerical methods, via standard softwares, or 
circuit simulators, such as SPICE. Unfortunately, numeri-
cal softwares are not foolproof, and cannot find all solu-
tions if the equation has more than one solution. Piecewise-
linear (PWL) methods are the best tools in such situations. 
In order to apply PWL methods, it is often desirable to 
represent a PWL curve by a PWL equation whose only 
nonlinearities are the absolute-value function y = | x |, and 
the signum function sgn x, defined in Fig. B. 
The good news is that unlike other nonlinear basis 
functions, the coefficients associated with the PWL for-
mula presented in the following Tab. A, needed to specify 
any continuous PWL function can be obtained by inspec-
tion of the PWL curve! Simply label the the segment num-
ber consecutively from left to right, as segment 0, 1, 2,...,n, 
for an (n + 1)-segment PWL curve, with corresponding 
slope m0, m1,…., mn. Label the x-coordinate of each corre-
sponding breakpoint as X1, X2,…., Xn. Any continuous 
PWL curve has a unique PWL formula (shown in Tab. A), 
with 2 coefficients a0, a1; n coefficients X1, X2, …., Xn, and 
n coefficients b1, b2, ….,bn. 
The coefficient Xj is equal to the x-coordinate of 
breakpoint j. The coefficient a1 is equal to half the sum of 
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the slope m0 and mn of the leftmost segment 0 and the 
rightmost segment n, respectively. 
The coefficient bj is equal to half the difference 
between the slope mj and m(j – 1) of segment j  and segment 
(j – 1), respectively. The coefficient a0 is chosen such that 
y is equal to the vertical intercept f(0) of the PWL curve 
when x = 0 (see Tab. A). 
All of these coefficients can be reconstructed from 
the following mnemonic rule: Half Sum Half Difference 
then Null. 
 
Universal Formula for 
Continuous PWL Functions
f(x)
f(0)
x
f (0)
m1
m2 m3
m4
m5
mnm0
m0 mn
mj mj-1
X1 X2 X3
X4 X5 Xn-1
X j
X j
X1 X2 Xn Xj
 
Tab. A. Half Sum Half Difference Then Null PWL Formula 
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Fig. B. Graph of the absolute-value function of x, |x|, and the signum function of x, sgn x. They are the basic functions (building blocks) of all 
PWL functions.  
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